



GLF71325

Low R_{ON} I_Q Smart™ Power Switch with Slew Rate Control

Product Specification

DESCRIPTION

The GLF71325 is an ultra-efficiency, 4A rated, integrated load switch with integrated slew rate control. The best in class efficiency makes it an ideal choice for use in lower power subsystems and mobile electronics.

The GLF71325 features an ultra-efficient I_Q Smart™ technology that supports the lowest R_{ON} , quiescent current (I_Q) and shutdown current (I_{SD}) in the industry. Low R_{ON} reduces conduction losses, while low I_Q and I_{SD} solutions help designers to reduce parasitic leakage current, improve system efficiency, and increase battery lifetime.

The GLF71325 integrated slew rate control greatly enhances system reliability by mitigating bus voltage swings during switching events. Where uncontrolled switches can generate high inrush currents that result in voltage droop and/or bus reset events, the GLF slew rate control specifically limits inrush currents during turn-on to minimize voltage droop.

The GLF71325 can be used in multiple voltage rail applications which helps to simplify inventory management and reduces operating cost.

The GLF71325 offers best in class size and resistance performance utilizing a wafer level chip scale packaging with 6 bumps in a 0.97mm x 1.47mm x 0.55mm die size and a 0.5mm pitch.


FEATURES

- Wide Input Range: 1.1V to 5.5V
6V abs max
- Controlled Rise Time: 2.2ms at 3.3V_{IN}
- Low R_{ON} : 18m Ω Typ @ 3.3V_{IN}
- Ultra-Low I_Q : 1 nA Typ @ 3.3V_{IN}
- Ultra-Low I_{SD} : 16nA Typ @ 3.3V_{IN}
- I_{OUT} Max: 4A @ 5.5V_{IN}
- Internal EN Pull-Down Resistor
- Integrated Output Discharge Switch
- Wide Operating Temperature Range: -40°C ~ 105°C
- HBM: 6kV, CDM: 2kV
- Package: 0.97mm x 1.47mm WLCSP

APPLICATIONS


- Low Power Subsystems
- Data Storage, SSD
- Mobile Devices

PACKAGE



0.97mm x 1.47mm x 0.55mm
0.5mm pitch WLCSP

APPLICATION DIAGRAM



ORDERING INFORMATION

| Part Number | Top Mark | R_{ON} (Typ) at 3.3V | Output Discharge | EN Activity |
|-------------|----------|---------------------------|---------------------|----------------|
| GLF71325 | HL | 18 m Ω | 80 Ω | High |

FUNCTIONAL BLOCK DIAGRAM





Figure 1. Functional Block Diagram

PIN CONFIGURATION

PIN DEFINITION



| Pin # | Name | Description |
|--------|-----------|-------------------------------------|
| A1, B1 | V_{OUT} | Switch Output |
| A2, B2 | V_{IN} | Switch Input. Supply Voltage for IC |
| C1 | GND | Ground |
| C2 | EN | Enable to control the switch |

Figure 2. 0.97mm x 1.47mm x 0.55mm WLCSP

ABSOLUTE MAXIMUM RATINGS

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions; extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Min. | Max. | Unit |
|--|--|-----------------------------------|------|------|
| V _{IN} , V _{OUT} , V _{EN} | Each Pin Voltage Range to GND | -0.3 | 6 | V |
| I _{OUT} | Maximum Continuous Switch Current | | 4 | A |
| P _D | Power Dissipation at T _A = 25°C | | 1.2 | W |
| T _{STG} | Storage Junction Temperature | -65 | 150 | °C |
| T _A | Operating Temperature Range | -40 | 105 | °C |
| θ _{JA} | Thermal Resistance, Junction to Ambient | | 85 | °C/W |
| ESD | Electrostatic Discharge Capability | Human Body Model, JESD22-A114 | 6 | kV |
| | | Charged Device Model, JESD22-C101 | 2 | |

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Max. | Unit |
|----------|-------------------------------|------|------|------------------|
| V_{IN} | Supply Voltage | 1.1 | 5.5 | V |
| T_A | Ambient Operating Temperature | -40 | +105 | $^\circ\text{C}$ |

ELECTRICAL CHARACTERISTICS

$V_{IN} = 1.1V$ to $5.5V$, typical values are at $V_{IN} = 3.3V$ and $T_A = 25^\circ C$. Unless otherwise noted

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | |
|---------------------------|---|---|-----------------------|------|------|-------|----|
| Basic Operation | | | | | | | |
| V _{IN} | Supply Voltage | | 1.1 | | 5.5 | V | |
| I _Q | Quiescent Current | EN = Enable, I _{OUT} =0mA, V _{IN} = V _{EN} =3.3V | | 1 | | nA | |
| | | EN=Enable, I _{OUT} =0mA, V _{IN} =V _{EN} =3.3 V, Ta=85°C ⁽⁴⁾ | | 7 | | | |
| | | EN=Enable, I _{OUT} =0mA, V _{IN} =V _{EN} =3.3V, Ta=105°C ⁽⁴⁾ | | 30 | | | |
| | | EN = Enable, I _{OUT} =0mA, V _{IN} = V _{EN} =5.5V | | 3 | | | |
| | | EN=Enable, I _{OUT} =0mA, V _{IN} =V _{EN} =5.5V, Ta=85°C ⁽⁴⁾ | | 10 | | | |
| | | EN=Enable, I _{OUT} =0mA, V _{IN} =V _{EN} =5.5V, Ta=105°C ⁽⁴⁾ | | 40 | | | |
| I _{SD} | Shutdown Current | EN = Disable, I _{OUT} =0mA, V _{IN} =1.1V | | 9 | | nA | |
| | | EN = Disable, I _{OUT} =0mA, V _{IN} =1.8V | | 11 | | | |
| | | EN = Disable, I _{OUT} =0mA, V _{IN} =3.3V | | 16 | 25 | | |
| | | EN = Disable, I _{OUT} =0mA, V _{IN} =3.3V, Ta=85°C ⁽⁴⁾ | | 1.1 | | uA | |
| | | EN = Disable, I _{OUT} =0mA, V _{IN} =3.3V, Ta=105°C ⁽⁴⁾ | | 4 | | | |
| | | EN = Disable, I _{OUT} =0mA, V _{IN} =4.5V | | 30 | | nA | |
| | | EN = Disable, I _{OUT} =0mA, V _{IN} =5.5V | | 50 | 100 | | |
| | | EN = Disable, I _{OUT} =0mA, V _{IN} =5.5V, Ta=55°C ⁽⁴⁾ | | 250 | | | |
| | | EN = Disable, I _{OUT} =0mA, V _{IN} =5.5V, Ta=85°C ⁽⁴⁾ | | 1.7 | | uA | |
| | | EN = Disable, I _{OUT} =0mA, V _{IN} =5.5V, Ta=105°C ⁽⁴⁾ | | 5.5 | | | |
| R _{ON} | On-Resistance | V _{IN} =5.5V I _{OUT} = 500mA | Ta = 25°C | 15 | 17 | mΩ | |
| | | | Ta = 85°C | | 17 | | |
| | | | Ta = 105°C | | 18 | | |
| | | V _{IN} =3.3V, I _{OUT} = 500mA | Ta = 25°C | | 18 | | 21 |
| | | | Ta = 85°C | | 21 | | |
| | | | Ta = 105°C | | 22 | | |
| | | I _{OUT} = 300mA | V _{IN} =1.8V | | 28 | | |
| | | I _{OUT} = 100mA | V _{IN} =1.1V | | 55 | | |
| R _{DSC} | Output Discharge Resistance | E _N =Low , I _{FORCE} = 10mA | | 80 | 100 | Ω | |
| V _{IH} | EN Input Logic High Voltage | V _{IN} =1.1-1.8V | 0.9 | | | V | |
| | | V _{IN} =1.8-5.5V | 1.2 | | | V | |
| V _{IL} | EN Input Logic Low Voltage | V _{IN} =1.1-1.8V | | | 0.3 | V | |
| | | V _{IN} =1.8-5.5V | | | 0.4 | V | |
| R _{EN} | EN pull down resistance | E _N =5.5V | 7 | 10.1 | 13 | MΩ | |
| I _{EN} | EN Current | | | | 0.8 | μA | |
| Switching Characteristics | | | | | | | |
| t _{dON} | Turn-On Delay ⁽¹⁾ | R _{OUT} =150Ω, C _{OUT} =1.0μF | | 1.5 | | ms | |
| t _R | V _{OUT} Rise Time ⁽¹⁾ | | | 2.2 | | ms | |
| t _{dOFF} | Turn-Off Delay ^(2, 3, 4) | R _{OUT} =150Ω, C _{OUT} =1.0μF | | 9 | | us | |
| t _F | V _{OUT} Fall Time ^(2, 3, 4) | | | 117 | | μs | |

Notes:

- $t_{ON} = t_{dON} + t_R$
- $t_{OFF} = t_{dOFF} + t_F$
- Output discharge path is enabled during off.
- By design; characterized; not production tested.



TIMING DIAGRAM




Figure 3. Timing Diagram

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On-Resistance vs. Input Voltage




Figure 5. On-Resistance vs. Temperature




Figure 6. Quiescent Current vs. Input Voltage




Figure 7. Quiescent Current vs. Temperature




Figure 8. Shutdown Current vs. Input Voltage




Figure 9. Shutdown Current vs. Temperature




Figure 10. EN Input Logic High Threshold




Figure 11. EN Input Logic High Threshold Vs. Temperature




Figure 12. EN Input Logic Low Threshold




Figure 13. EN Input Logic Low Threshold Vs. Temperature




Figure 14. V_{OUT} Rise Time vs. Temperature




Figure 15. Turn-On Delay Time vs. Temperature




Figure 16. Output Discharge Resistance vs. Temperature




Figure 17. Enable Pulldown Current vs. Temperature




Figure 18. Turn-On Response
 $V_{IN}=3.3V$, $C_{OUT}=1.0\mu F$, $R_L=150\Omega$




Figure 19. Turn-Off Response
 $V_{IN}=3.3V$, $C_{OUT}=1.0\mu F$, $R_L=150\Omega$




Figure 18. Turn-On Response
 $V_{IN}=3.3V$, $C_{OUT}=10\mu F$, $R_L=150\Omega$




Figure 19. Turn-Off Response
 $V_{IN}=3.3V$, $C_{OUT}=10\mu F$, $R_L=150\Omega$




Figure 20. Turn-On Response
 $V_{IN}=3.3V$, $C_{OUT}=22\mu F$, $R_L=150\Omega$




Figure 21. Turn-Off Response
 $V_{IN}=3.3V$, $C_{OUT}=22\mu F$, $R_L=150\Omega$




Figure 22. Turn-On Response
 $V_{IN}=3.3V$, $C_{OUT}=47\mu F$, $R_L=150\Omega$




Figure 23. Turn-Off Response
 $V_{IN}=3.3V$, $C_{OUT}=47\mu F$, $R_L=150\Omega$




Figure 24. Turn-On Response
 $V_{IN}=3.3V$, $C_{OUT}=100\mu F$, $R_L=150\Omega$




Figure 25. Turn-On Response
 $V_{IN}=3.3V$, $C_{OUT}=100\mu F$, $R_L=150\Omega$

APPLICATION INFORMATION

The GLF71325 is an integrated 4A, Ultra-efficient I_Q Smart™ load switch device with a fixed slew rate control to limit the inrush current during turn on. Each device is capable of operating over a wide input range from 1.1V to 5.5V with very low on-resistance to reduce conduction loss. In the off state, these devices consume very low leakage current to avoid unwanted standby current and save limited input power. The package is a 0.97mm x 1.47mm x 0.55mm wafer level chip scale package, saving space in compact applications. It is constructed using 6 bumps, with a 0.5mm pitch for reliable manufacturability.

Input Capacitor

A capacitor is recommended to be placed close to the V_{IN} pin to reduce the voltage drop on the input power rail caused by transient inrush current at start-up. A higher input capacitor value can be used to further attenuate the input voltage drop.

Output Capacitor

An output capacitor is recommended to mitigate voltage undershoot on the output pin the moment when the switch is turned off. Undershoot can be caused by parasitic inductance from board traces or intentional load inductances. If load inductances do exist, use of an output capacitor can improve output voltage stability and system reliability. The C_{OUT} capacitor should be placed close to the VOUT and GND pins.

EN pin

The GLF71325 can be activated by EN pin high level. Note that the EN pin has an internal pull-down resistor to help pull the main switch to a known “off state” when no EN signal is applied from an external controller.


Output Discharge Function

The GLF71325 has an internal discharge N-channel FET switch on the VOUT pin. When EN signal turns the main power FET to an off state, the N-channel switch turns on to discharge an output capacitor quickly.

Board Layout

All traces should be as short as possible to minimize parasitic inductance effects. Wide traces for V_{IN} , VOUT, and GND will help reduce voltage drops, and parasitic effects during dynamic operation as well as improve the thermal performance at high load currents.

PACKAGE OUTLINE




| Dimensional Ref. | | | |
|-----------------------|-----------|-------|-------|
| REF. | Min. | Nom. | Max. |
| A | 0.500 | 0.550 | 0.600 |
| A1 | 0.225 | 0.250 | 0.275 |
| A2 | 0.275 | 0.300 | 0.325 |
| D | 1.460 | 1.470 | 1.485 |
| E | 0.960 | 0.970 | 0.985 |
| D1 | 0.950 | 1.000 | 1.050 |
| E1 | 0.450 | 0.500 | 0.550 |
| b | 0.260 | 0.310 | 0.360 |
| e | 0.500 BSC | | |
| SD | 0.000 BSC | | |
| SE | 0.250 BSC | | |
| Tol. of Form&Position | | | |
| aaa | 0.10 | | |
| bbb | 0.10 | | |
| ccc | 0.05 | | |
| ddd | 0.05 | | |

Notes


1. ALL DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1994.

TAPE AND REEL INFORMATION



REEL DIMENSIONS



QUADRANT ASSIGNMENTS PIN 1 ORIENTATION TAPE



TAPE DIMENSIONS



| Device | Package | Pins | SPQ | Reel Diameter(mm) | Reel Width W1 | A0 | B0 | K0 | P | W | Pin1 |
|----------|---------|------|------|-------------------|---------------|------|------|------|---|---|------|
| GLF72125 | WLCSP | 6 | 3000 | 180 | 9 | 1.18 | 1.68 | 0.83 | 4 | 8 | Q1 |

Remark:

- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- C0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P: Pitch between successive cavity centers

SPECIFICATION DEFINITIONS

| Document Type | Meaning | Product Status |
|---------------------------|---|----------------------|
| Target Specification | This is a target specification intended to support exploration and discussion of critical needs for a proposed or target device. Spec limits including typical, minimum, and maximum values are desired, or target, limits. GLF reserves the right to change limits at any time without warning or notification. A target specification in no way guarantees future production of the device in question. | Design / Development |
| Preliminary Specification | This is a draft version of a product specification. The specification is still under internal review and subject to change. GLF reserves the right to change the specification at any time without warning or notification. A preliminary specification in no way guarantees future production of the device in question. | Qualification |
| Product Specification | This document represents the anticipated production performance characteristics of the device. | Production |

DISCLAIMERS

Information in this document is believed to be accurate and reliable, however GLF assumes no liability for errors or omissions. Device performance may be impacted by testing methods and application use cases. Users are responsible to independently evaluate the applicability, usability, and suitability of GLF devices in their application. In no case will GLF be liable for incidental, indirect, or consequential damages associated with the use, mis-use, or sale of its product. Customers are wholly responsible to assure GLF devices meet their system level and end product requirements. GLF retains the right to change the information provided in this data sheet without notice.