



# GLF71430 / GLF71431 7 A, VariRise™ Programmable Slew Rate Controlled Switch

## Product Specification

### DESCRIPTION

The GLF71430 / GLF71431 is an ultra-efficient, 7 A rated, integrated load switch with the VariRise™ technology which provides the programmable slew rate of variable output voltage rising times.

The GLF71430 / GLF71431 features the ultra-efficient I<sub>Q</sub>Smart™ technology that supports some of the lowest R<sub>ON</sub>, quiescent currents (I<sub>Q</sub>) and shutdown currents (I<sub>SD</sub>) in the industry. Low R<sub>ON</sub> reduces conduction losses, while low I<sub>Q</sub> and I<sub>SD</sub> solutions help designers to reduce parasitic leakage currents, improve system efficiency, and increase battery lifetimes.

The PGM input pin allows the user to add an external resistor to set the slew rate of the switch output voltage to a specific value for a given output capacitance. It limits inrush currents during turn-on, helping to minimize voltage droop.

The GLF71430 / GLF71431 offers best in class size and on-resistance (R<sub>ON</sub>) performance. It uses chip scale packaging which utilizes 12 bumps, in a 1.27 mm x 1.67 mm die size with 0.4 mm pitch.


### APPLICATIONS

- Low Power Subsystems
- Communication / Network System
- Smart Mobile Devices
- Storage Devices

### FEATURES

- Supply Voltage Range: 1.5 V to 5.5 V
- Low R<sub>ON</sub>: 10 mΩ Typ. at 5.5 V<sub>IN</sub>
- VariRise™ Programmable V<sub>OUT</sub> Rising Time
- 7 A Continuous Output Current
- Ultra-Low Quiescent Current
  - I<sub>Q</sub>: 10 nA Typ. at 5.5 V<sub>IN</sub>
- Ultra-Low Stand-by Current
  - I<sub>SD</sub>: GLF71430, 10 nA Typ. at 5.5 V<sub>IN</sub>
  - I<sub>SD</sub>: GLF71431, 55 nA Typ. at 5.5 V<sub>IN</sub>
- Output Discharge Switch: GLF71431
- Wide Operating Temperature Range: -40 °C to 105 °C
- 1.27 mm x 1.67 mm x 0.55 mm Wafer Level Chip Scale Packaging (WLCSP)

### PACKAGE



BOTTOM VIEW


TOP VIEW

1.27 mm x 1.67 mm x 0.55 mm, 0.4 mm Pitch

### ALTERNATE DEVICE OPTIONS

Part Number	Top Mark	R <sub>ON</sub> (Typ) at 5.5 V	Output Discharge	EN Activity	Package
GLF71430	DA	10 mΩ	NA	High	WLCSP
GLF71431	AI		85 Ω	High	WLCSP

### APPLICATION DIAGRAM



### FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

### PIN CONFIGURATION




Figure 2. 1.27 mm x 1.67 mm x 0.55 mm WLCSP

### PIN DEFINITION

Pin No.	Name	Description
A1, A2 B1, C1	VOUT	Switch Output
A3, B2, B3 C2, C3	VIN	Switch Input. Supply Voltage for IC
D1	PGM	Program pin to set the VOUT rising time with an external resistor.
D3	EN	Active high signal to enable the switch
D2	GND	Ground

### ABSOLUTE MAXIMUM RATINGS

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
$V_{IN}, V_{OUT}, V_{EN}$	Each Pin Voltage Range to GND	-0.3	6	V
$I_{OUT}$	Maximum Continuous Switch Current		7	A
$P_D$	Power Dissipation at $T_A = 25^\circ\text{C}$		1.2	W
$T_{STG}$	Storage Junction Temperature	-65	150	$^\circ\text{C}$
$T_A$	Operating Temperature Range	-40	105	$^\circ\text{C}$
$\theta_{JA}$	Thermal Resistance, Junction to Ambient		85	$^\circ\text{C}/\text{W}$
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114	8	kV
		Charged Device Model, JESD22-C101	2	

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
$V_{IN}$	Supply Voltage	1.5	5.5	V
$T_A$	Ambient Operating Temperature	-40	+105	$^\circ\text{C}$

### ELECTRICAL CHARACTERISTICS


$V_{IN} = 1.5\text{ V}$  to  $5.5\text{ V}$ , typical values are at  $V_{IN} = 3.3\text{ V}$  and  $T_A = 25^\circ\text{C}$ . Unless otherwise noted

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
<b>Basic Operation</b>						
$V_{IN}$	Supply Voltage		1.5		5.5	V
$I_Q$	Quiescent Current <sup>(1)</sup>	$V_{IN} = V_{EN} = 5.5\text{ V}, I_{OUT}=0\text{ mA},$		10	50	nA
		$V_{IN} = V_{EN} = 5.5\text{ V}, I_{OUT}=0\text{ mA}, T_A = 85^\circ\text{C}^{(4)}$		25		
		$V_{IN} = V_{EN} = 5.5\text{ V}, I_{OUT}=0\text{ mA}, T_A = 105^\circ\text{C}^{(4)}$		92		
$I_{SD}$	Shutdown Current GLF71430	EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=1.5\text{ V}$		4		nA
		EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=2.5\text{ V}$		5		
		EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=3.3\text{ V}$		6		
		EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=4.5\text{ V}$		7		
		EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=5.5\text{ V}$		10	60	
		EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=5.5\text{ V}, T_A = 85^\circ\text{C}^{(4)}$		45		
		EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=5.5\text{ V}, T_A = 105^\circ\text{C}^{(4)}$		170		
	Shutdown Current GLF71431	EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=1.5\text{ V}$		7		nA
		EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=2.5\text{ V}$		10		
		EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=3.3\text{ V}$		12		
		EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=4.5\text{ V}$		25		
		EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=5.5\text{ V}$		55	80	
		EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=5.5\text{ V}, T_A = 85^\circ\text{C}^{(4)}$		1.6		
EN = GND, $I_{OUT}=0\text{ mA}, V_{IN}=5.5\text{ V}, T_A = 105^\circ\text{C}^{(4)}$		4.6				

R <sub>ON</sub>	On-Resistance	V <sub>IN</sub> =5.5 V I <sub>OUT</sub> = 500 mA	T <sub>A</sub> = 25 °C	10	13	mΩ
			T <sub>A</sub> = 85 °C <sup>(4)</sup>	12		
			T <sub>A</sub> = 105 °C <sup>(4)</sup>	13		
		V <sub>IN</sub> =3.3 V, I <sub>OUT</sub> = 500 mA	T <sub>A</sub> = 25 °C	13	16	mΩ
			T <sub>A</sub> = 85 °C <sup>(4)</sup>	15		
			T <sub>A</sub> = 105 °C <sup>(4)</sup>	16		
		V <sub>IN</sub> =2.5 V, I <sub>OUT</sub> = 300 mA	T <sub>A</sub> =25 °C	15		mΩ
V <sub>IN</sub> =1.8 V, I <sub>OUT</sub> = 300 mA	T <sub>A</sub> =25 °C	20				
V <sub>IN</sub> =1.5 V, I <sub>OUT</sub> = 100 mA	T <sub>A</sub> =25 °C	25				
R <sub>DSC</sub>	Output Discharge Resistance <sup>(2)</sup>	V <sub>EN</sub> < V <sub>IL</sub> , I <sub>FORCE</sub> = 10 mA, GLF71431		85		Ω
V <sub>IH</sub>	EN Input Logic High Voltage	V <sub>IN</sub> =1.5 V to 1.8 V	0.9			V
		V <sub>IN</sub> =1.8 V to 5.5 V	1.2			V
V <sub>IL</sub>	EN Input Logic Low Voltage	V <sub>IN</sub> =1.5 V to 1.8 V			0.3	V
		V <sub>IN</sub> =1.8 V to 5.5 V			0.4	V
R <sub>EN</sub>	EN pull down resistance	V <sub>EN</sub> =5.5 V V <sub>EN</sub> =V <sub>IN</sub>	7	10.8	13	MΩ
<b>Switching Characteristics</b> <sup>(2,3)</sup>						
t <sub>dON</sub>	Turn-On Delay	R <sub>OUT</sub> =150 Ω, C <sub>OUT</sub> =1.0 μF, R <sub>PGM</sub> = 100 kΩ		2		ms
t <sub>R</sub>	V <sub>OUT</sub> Rise Time			5		
t <sub>dON</sub>	Turn-On Delay	R <sub>OUT</sub> =150 Ω, C <sub>OUT</sub> =1.0 μF, R <sub>PGM</sub> = 1 MΩ		7		ms
t <sub>R</sub>	V <sub>OUT</sub> Rise Time			27		
t <sub>dOFF</sub>	Turn-Off Delay <sup>(4)</sup>	R <sub>OUT</sub> =150 Ω, C <sub>OUT</sub> =1.0 μF, GLF71430		20		μs
t <sub>F</sub>	V <sub>OUT</sub> Fall Time <sup>(4)</sup>			345		
t <sub>dOFF</sub>	Turn-Off Delay <sup>(4)</sup>	R <sub>OUT</sub> =150 Ω, C <sub>OUT</sub> =1.0 μF, GLF71431		10		μs
t <sub>F</sub>	V <sub>OUT</sub> Fall Time <sup>(4)</sup>			110		


- Notes:**
- I<sub>d</sub> does not include Enable pull down current through the pull-down resistor R<sub>EN</sub>.
  - Output discharge path is enabled during off.
  - t<sub>ON</sub> = t<sub>dON</sub> + t<sub>R</sub>, t<sub>OFF</sub> = t<sub>dOFF</sub> + t<sub>F</sub>
  - By design; characterized, not production tested

## TIMING DIAGRAM




**Figure 3. Timing Diagram**


**TYPICAL PERFORMANCE CHARACTERISTICS**




**Figure 4. On-Resistance vs. Supply Voltage**




**Figure 5. On-Resistance vs. Temperature**




**Figure 6. Quiescent Current vs. Supply Voltage**




**Figure 7. Quiescent Current vs. Temperature**




**Figure 8. Shutdown Current vs. Supply Voltage, GLF71430**



**Figure 9. Shutdown Current vs. Temperature, GLF71430**



**Figure 10. Shutdown Current vs. Supply Voltage, GLF71431**



**Figure 11. Shutdown Current vs. Temperature, GLF71431**




Figure 12. EN Input Logic High Threshold




Figure 13. EN Input Logic High Threshold vs. Temperature




Figure 14. EN Input Logic Low Threshold




Figure 15. EN Input Logic Low Threshold vs. Temperature




Figure 16. Output Discharge Resistance vs. Temperature




Figure 17. Enable Pulldown Current vs. Temperature




Figure 22. Turn-On Response, GLF71430  $V_{IN}=3.3\text{ V}$ ,  $C_{IN}=0.1\ \mu\text{F}$ ,  $C_{OUT}=1.0\ \mu\text{F}$ ,  $R_{PGM}=100\ \text{k}\Omega$ ,  $R_L=150\ \Omega$




Figure 23. Turn-Off Response, GLF71430  $V_{IN}=3.3\text{ V}$ ,  $C_{IN}=0.1\ \mu\text{F}$ ,  $C_{OUT}=1.0\ \mu\text{F}$ ,  $R_{PGM}=100\ \text{k}\Omega$ ,  $R_L=150\ \Omega$




Figure 24. Turn-On Response, GLF71430  $V_{IN}=3.3\text{ V}$ ,  $C_{IN}=0.1\ \mu\text{F}$ ,  $C_{OUT}=1.0\ \mu\text{F}$ ,  $R_{PGM}=1\ \text{M}\Omega$ ,  $R_L=150\ \Omega$




Figure 25. Turn-Off Response, GLF71430,  $V_{IN}=3.3\text{ V}$ ,  $C_{IN}=0.1\ \mu\text{F}$ ,  $C_{OUT}=1.0\ \mu\text{F}$ ,  $R_{PGM}=1\ \text{M}\Omega$ ,  $R_L=150\ \Omega$




Figure 18. Turn-On Response, GLF71431  $V_{IN}=3.3\text{ V}$ ,  $C_{IN}=0.1\ \mu\text{F}$ ,  $C_{OUT}=1.0\ \mu\text{F}$ ,  $R_{PGM}=100\ \text{k}\Omega$ ,  $R_L=150\ \Omega$




Figure 19. Turn-Off Response, GLF71431  $V_{IN}=3.3\text{ V}$ ,  $C_{IN}=0.1\ \mu\text{F}$ ,  $C_{OUT}=1.0\ \mu\text{F}$ ,  $R_{PGM}=100\ \text{k}\Omega$ ,  $R_L=150\ \Omega$




Figure 20. Turn-On Response, GLF71431  $V_{IN}=3.3\text{ V}$ ,  $C_{IN}=0.1\ \mu\text{F}$ ,  $C_{OUT}=1.0\ \mu\text{F}$ ,  $R_{PGM}=1\ \text{M}\Omega$ ,  $R_L=150\ \Omega$




Figure 21. Turn-Off Response, GLF71431  $V_{IN}=3.3\text{ V}$ ,  $C_{IN}=0.1\ \mu\text{F}$ ,  $C_{OUT}=1.0\ \mu\text{F}$ ,  $R_{PGM}=1\ \text{M}\Omega$ ,  $R_L=150\ \Omega$

## APPLICATION INFORMATION

The GLF71430 / GLF71431 is a 7 A fully integrated load switch with the VariRise™ programmable slew rate control to limit the inrush current during turn on. Each device is capable of operating over a wide input range from 1.5 V to 5.5 V with very low on-resistance to reduce conduction loss. At off state, these devices consume very low leakage current to avoid unwanted standby current and save limited input power supply. The package is a 1.27 mm x 1.67 mm wafer level chip scale package, saving space in compact applications. It is constructed using 12 bumps, with a 0.4 mm pitch for manufacturability.

### Input Capacitor

A capacitor is recommended to be placed close to the V<sub>IN</sub> pin to reduce the voltage drop on the input power rail caused by transient inrush current at start-up. A higher input capacitor value can be used to further attenuate the input voltage drop.

### Output Capacitor

An output capacitor is recommended to mitigate voltage undershoot on the output pin the moment when the switch is turned off. Undershoot can be caused by parasitic inductance from board traces or intentional load inductances. If load inductances do exist, use of an output capacitor can improve output voltage stability and system reliability. The C<sub>OUT</sub> capacitor should be placed close to the V<sub>OUT</sub> and GND pins.

### EN pin

The GLF71430 / GLF71431 can be activated by EN pin high. Note that the EN pin has an internal pull-down resistor to maintain a reliable status without EN signal applied from an external controller.

### Output Discharge Function

When the EN signal of the GLF71431 turns into an off state, the N-channel switch turns on to discharge an output capacitor quickly.

### VariRise™ Programmable Slew Rate

An external resistor between the PGM and GND pin sets the output voltage slew rate. The R<sub>PGM</sub> pin is not recommended to be open. The table 1 can also be used to choose R<sub>PGM</sub> value quickly.

R <sub>PGM</sub> [kΩ]	5.0 V <sub>IN</sub>		3.3 V <sub>IN</sub>		2.5 V <sub>IN</sub>		1.8 V <sub>IN</sub>		1.5 V <sub>IN</sub>	
	t <sub>R</sub> [ms]	t <sub>dON</sub> [ms]	t <sub>R</sub> [ms]	t <sub>dON</sub> [ms]	t <sub>R</sub> [ms]	t <sub>dON</sub> [ms]	t <sub>R</sub> [ms]	t <sub>dON</sub> [ms]	t <sub>R</sub> [ms]	t <sub>dON</sub> [ms]
20	1.37	0.68	1.19	0.69	0.98	0.73	0.79	0.71	0.57	0.64
33	2.13	1.10	1.90	1.06	1.56	1.09	1.22	1.04	0.89	0.91
51	3.22	1.30	2.71	1.50	2.25	1.51	1.78	1.42	1.32	1.24
82	4.91	1.98	4.20	2.11	3.44	2.12	2.64	1.95	1.95	1.70
100	5.93	2.36	5.02	2.40	4.01	2.39	3.14	2.27	2.27	1.92
150	8.36	3.15	7.09	3.17	5.77	3.01	4.47	2.85	2.97	2.47
220	11.69	3.89	10.00	3.89	7.99	3.74	6.11	3.46	4.13	3.09
300	14.88	4.56	12.69	4.56	10.21	4.29	7.53	3.97	5.34	3.52
390	18.57	5.25	15.56	5.16	12.46	4.73	9.22	4.35	6.46	3.88
510	22.45	5.92	18.95	5.78	15.20	5.19	11.35	4.71	7.71	4.22
680	27.20	6.67	22.91	6.44	18.60	5.66	13.39	5.07	8.92	4.55
1000	34.11	7.57	27.84	7.36	22.44	6.31	16.00	5.71	11.50	4.81

Note. Condition: C<sub>IN</sub>=0.1 μF, C<sub>OUT</sub>=0.1 μF, R<sub>L</sub>=10 Ω, Rise Time from 10 % to 90 % of V<sub>OUT</sub>

**Table 1. V<sub>OUT</sub> Rise Time (ms) vs. R<sub>PGM</sub>**






Figure 26. Turn-On Delay Time vs. R<sub>PGM</sub>







Figure 27. V<sub>OUT</sub> Rise Time vs. R<sub>PGM</sub>

### Board Layout


All traces should be as short as possible to minimize parasitic inductance effect. Wide traces for V<sub>IN</sub>, V<sub>OUT</sub>, and GND will be better to reduce parasitic effects at dynamic operations and improve thermal performance at high load current.



**PACKAGE OUTLINE**



**Recommended Footprint**




Dimensional Ref.			
REF.	Min.	Nom.	Max.
A	0.500	0.550	0.600
A1	0.175	0.200	0.225
A2	0.300	0.325	0.350
A3	0.020	0.025	0.030
D	1.655	1.670	1.685
E	1.255	1.270	1.285
D1	1.150	1.200	1.250
E1	0.750	0.800	0.850
b	0.215	0.265	0.315
e	0.400 BSC		
SD	0.200 BSC		
SE	0.000 BSC		
Tol. of Form&Position			
aaa	0.10		
bbb	0.10		
ccc	0.05		
ddd	0.05		

**Notes**


1. ALL DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES)
2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1994.
3. A3: BACKSIDE LAMINATION

**TAPE AND REEL INFORMATION**



**REEL DIMENSIONS**



**QUADRANT ASSIGNMENTS PIN 1 ORIENTATION TAPE**



**TAPE DIMENSIONS**



Device	Package	Pins	SPQ	Reel Diameter (mm)	Reel Width W1	A0	B0	K0	P	W	Pin1
GLF71430	WLCSP	12	3000	180	9	1.38	1.78	0.78	4	8	Q1
GLF71431	WLCSP	12	3000	180	9	1.38	1.78	0.78	4	8	Q1

**Notes:**

- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- C0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P: Pitch between successive cavity centers

**SPECIFICATION DEFINITIONS**

Document Type	Meaning	Product Status
Target Specification	This is a target specification intended to support exploration and discussion of critical needs for a proposed or target device. Spec limits including typical, minimum, and maximum values are desired, or target, limits. GLF reserves the right to change limits at any time without warning or notification. A target specification in no way guarantees future production of the device in question.	Design / Development
Preliminary Specification	This is a draft version of a product specification. The specification is still under internal review and subject to change. GLF reserves the right to change the specification at any time without warning or notification. A preliminary specification in no way guarantees future production of the device in question.	Qualification
Product Specification	This document represents the anticipated production performance characteristics of the device.	Production

**DISCLAIMERS**

Information in this document is believed to be accurate and reliable, however GLF assumes no liability for errors or omissions. Device performance may be impacted by testing methods and application use cases. Users are responsible to independently evaluate the applicability, usability, and suitability of GLF devices in their application. In no case will GLF be liable for incidental, indirect, or consequential damages associated with the use, mis-use, or sale of its product. Customers are wholly responsible to assure GLF devices meet their system level and end product requirements. GLF retains the right to change the information provided in this data sheet without notice.